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Abstract: Silicon carbide devices have become increasingly popular in electric vehicles, predomi-
nantly due to their fast-switching speeds, which allow for the construction of smaller power con-
verters. Temperature sensitive electrical parameters (TSEPs) can be used to determine the junction
temperature, just like silicon-based power switches. This paper presents a new technique to estimate
the junction temperature of a single-chip silicon carbide (SiC) metal–oxide–semiconductor field-effect
transistor (MOSFET). During off-state operation, high-frequency chirp signals below the resonance
frequency of the gate-source impedance are injected into the gate of a discrete SiC device. The gate-
source voltage frequency response is captured and then processed using the fast Fourier transform.
The data is then accumulated and displayed over the chirp frequency spectrum. Results show a
linear relationship between the processed gate-source voltage and the junction temperature. The
effectiveness of the proposed TSEPs is demonstrated in a laboratory scenario, where chirp signals
are injected in a stand-alone biased discrete SiC module, and in an in-field scenario, where the TSEP
concept is applied to a MOSFET operating in a DC/DC converter.
Keywords: junction temperature estimation; silicon carbide metal–oxide–semiconductor field-effect
transistor; frequency response analysis; temperature sensitive electrical parameters; signal injection;
reliability of power devices
1. Introduction
High-temperature, high-frequency converters are becoming increasingly important in
electric vehicles (EVs) [1], also continuous developments of wide-bandgap semiconductor
devices allow power converters to meet the requirements for EVs. Silicon (Si) is one of
the most commonly used semiconductor materials in power electronics and associated
applications, such as solar power [2]. Over the last two decades, new materials, such
as gallium nitride (GaN), silicon carbide (SiC), and diamond have emerged as a future
workforce for power switching devices. Currently, SiC is seen as the most attractive
material for medium power levels, as it enables high voltage and current power handling
capabilities. Similar to Si devices, SiC devices are vulnerable to temperature increase. Thus,
knowledge of the junction temperature, Tj, is required for reliable operation [3].
Monitoring Tj has become sophisticated and various techniques have been proposed
that can be classified into direct and indirect methods. One of the direct methods is based
on the use of an infrared thermal camera (IR) and is viable for bare die type or unpackaged
power devices [4]. The benefit of using IR is capturing the temperature over the full device
surface area, allowing the generation of a thermal distribution map. However, IR can only
be used in a laboratory setting and is also expensive; hence, it is often used for calibration
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or validation purposes only, rather than in-field operations [5]. Another effective and
direct technique of measuring temperature is to employ embedded temperature sensors
in the chip die [6]. Although this technique has not been widely applied in commercially
available power devices, it is promoted by a few semiconductor manufacturers [7].
In terms of indirect methods, the use of temperature sensitive electrical parame-
ters (TSEPs) to indirectly estimate Tj has been extensively developed by establishing the
knowledge of the chip temperature dependence of one or multiple electrical parame-
ters. Numerous TSEPs have been proposed and implemented either in offline or online
operation [8]. The principle to extract Tj using TSEPs involves the following steps: (1)
electric parameters are measured offline to determine the relationship between the electric
measured parameters and the junction temperatures. This relationship is recorded and
is called the baseline; (2) the baseline is stored as reference in the controller of the power
converter; (3) sensors embedded around the switching device continuously capture electric
parameters during operation; (4) the measured parameters from the sensors are compared
with the baseline, which results in estimating Tj. Mandeya and Chen et al. [9,10] list a
whole range of various TSEPs for Si-based power modules, which can be divided into two
groups: static and dynamic TSEPs. Static TSEPs measure the electric parameters when the
switch is in its on-state or off-state. Dynamic TSEPs measure the electric parameters during
the switching event.
Despite the large variety of TSEPs that have been proposed over the years for Si-based
power modules, many of them are not applicable to SiC-based metal–oxide–semiconductor
field-effect transistors (MOSFETs) for the following reasons: (1) voltages and currents
are impacted by electromagnetic interferences caused by the fast-switching transients
making measurements of dynamic TSEPs very difficult [11]; (2) oscillations in the drain-
source voltage are fed back into the gate voltage loop through the Miller capacitance [12];
(3) SiC devices have considerably smaller parasitic capacitance compared to silicon-based
MOSFETs due to smaller die area [13]; (4) the turn-off dV/dt of SiC MOSFETs is far less
temperature dependent than Si-based MOSFETs [7].
However, attempts have been made to apply TSEPs to SiC-based MOSFETs. In [14],
Stella et al., present the on-state voltage VDS as a static TSEP. To extract the value of VDS,
the on-state voltage should be precisely measured, which is a challenging exercise, since
VDS swings from low voltage when the device is on, to hundreds of volts when the device
is off. Therefore, measuring VDS requires isolation, which increases complexity. Despite
hardware complexity, VDS is less sensitive to temperature variations for SiC devices [14,15].
A variation of measuring VDS has been proposed in [16,17], where the on-state resistance
Ron-state is used as static TSEP. The difference between the two is that capturing VDS
requires a defined injected current through drain and source, which is difficult to implement
as the load changes constantly. Two others static TSEPs have been proposed for SiC
MOSFETs. In [18], the leakage current, Ileak, was measured, and in [19] the saturation
current, Isat, was used. However, both TSEPs are only practical in offline applications.
So far, eight dynamic TSEPs have been proposed for SiC, according to the authors’
knowledge. In [15], the threshold voltage, Vth, and in [20] the quasi-threshold voltage,
Vth, quasi, show low sensitivity to temperature variations, and both TSEPs are highly suscep-
tible to noise because both values can only be measured at one specific time; therefore, they
suffer from noise problems. The drain current slope, diDS/dt, also exhibits noise issues [7]
and complex behavior in SiC [21]. The same challenges are observed when measuring
rising and falling times, i.e., tr, tdon, tdo f f , and t f , all of which have been proposed as TSEPs
for SiC devices [15,18,22]. In [16], the peak gate current, Ipeak, was used to determine the
internal gate resistance, RG(int), which is temperature dependent. RG(int) represents the
resistance of the polysilicon gate and metal contact in a MOSFET device and consequently
cannot be directly measured using terminal connections. For this reason, this TSEP is
dynamic as it captures one point during the switching process.
According to the literature so far, dynamic TSEPs are unsuitable for SiC MOSFETs,
mainly due to noise issues caused by significant switching transients. Static TSEPs measur-
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ing VDS or Ron-state suffer from the need of isolation circuitries, and because Ileak and Isat
are not applicable for online operation.
Recent research works considered injecting probe signals into power devices in order
to extract TSEPs from the measurements. This is due to the fact that at resonance RG(int) is
the dominating impedance. In [23], RG(int) was measured by injecting a defined resonant
frequency into the gate. The gate driver was manipulated to enable the injection of the
resonant frequency. However, this method requires detailed knowledge of all parasitic
capacitances and inductances of a power module, which is not a practical solution for
mainstream TSEP applications. In [24], a SiC MOSFET was connected to a network analyzer
to identify the gate-source impedance at resonance. However, the experiment was highly
simplified as the MOSFET was not connected to any circuit and was not biased.
Figure 1 [24] shows that that at 29 MHz the impedance is equal to a RG(int). As
expected, the impedance is higher below and above the resonant frequency. The impedance
slope below and above the resonant frequency changes because RG(int) is temperature
dependent. As a result, the change in impedance slope is temperature dependent and can
be used to determine the temperature. The proposed work in this paper is built on the
knowledge gained from [24].
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Figure 1. Impedances measurement on unbiased SiC MOSFET using a network analyzer [24].
Reprinted with permission from Ref. [24]. Copyright 2019 Newcastle University.
This paper presents a novel technique to measure the temperature that utilizes the
impedance slope as a temperature-sensitive electric parameter. The benefit of using the
impedance slope rather than the resonant point is because the slope does not require the
knowledge of the parasitic values in the SiC power module to determine the temperature.
Furthermore, measuring the slope does not require a network analyzer as demonstrated
in [24]. Thus, the technique is more versatile compared to techniques that focus on injecting
a signal at the resonant frequency.
The remainder of the paper is structured as follows: Section 2 shows the small-signal
modelling and describes all parasitic components of a discrete SiC MOSFET. It is shown
that RG(int) is the dominant parasitic parameter across a large frequency set. Addition-
ally, Section 2 demonstrates that RG(int) is the most temperature dependent parameter.
Sections 3 and 4 describe the operation and effectiveness of the new TSEP in a laboratory
environment and in an in-field environment, respectively. Section 5 applies the proposed
method to a DC/DC power converter and presents the results of the proposed online
estimation technique. Finally, Section 6 concludes the work.
2. Small-Signal Modelling of the SiC MOSFET Power Device
The off-state, small-signal equivalent circuit for a CREE/Wolfspeed 1.2 kV C2M0080120D [25]
TO-247-3 discrete packaged SiC MOSFET has been developed in this work, as shown in
Figure 2. It is imperative to emphasize that all passive components can be assumed either
as temperature invariant or show very small changes with temperature [16,17,22]. The
exception is RG(int), which is strongly temperature dependent [26]. Previous research shows
that the sensitivity of RG(int) can range from approximately 1 mΩ/◦C to 2 mΩ/◦C [27,28].
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2.1. Packaging Parasitics
As shown in Figure 2, the packaging components of SiC MOSFET include the follow-
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where r is the bond wire radius given in mm. This equation represents a wire that is close
to a surface area with a potential, which is common in TO-247 packaged devices as the
chips are soldered onto a small direct copper bonded plate that carries a specific potential.
Using Equations (1)–(4), all inductors and resistor values shown in Figure 2 can be
calculated with the help f the data sheet provided by the m nufacture [19]. Th usual
length of bond wires f TO-247 packages is 7 mm with a diameter of 0.381 mm. Commonly,
aluminum bond wires are used, which have a resistivity of 2.6548 × 10 −8 Ωm. The
corresponding values are shown in Table 1.
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Table 1. Small-signal equivalent circuit parameters.
Parameter Value
Lead resistance (RSL − RGL) 14.6 mΩ − 14.6 mΩ
Lead inductance (LSL − LGL) 5 nH − 5 nH
Internal gate resistance (RG(Int)) 4.6 Ω @25 ◦C [24]
Gate-Source capacitance (CGS) 943.5 pF @600 V [24]
Single bond wire resistance (RSB − RGB) 12.6 mΩ − 12.6 mΩ
Single bond wire inductance (LSB − LGB) 15 nH − 15 nH
2.2. SiC MOSFET Parasitic
For the SiC MOSFET chip, the equivalent circuit model is a combination of the internal
gate resistor RG(int) and parasitic capacitors, the gate-drain capacitor CGD, the gate-source
capacitor CGS, and the drain-source capacitor CDS (Figure 1). The values of parasitic
capacitors CGD, CGS, and CDS can be calculated based on the relationships between the
input capacitor Ciss, the output capacitor Coss, and the reverse recovery capacitor Crss, as
described in Equations (5)–(7):
Ciss = CGD + CGS (5)
Coss = CGD + CDS (6)
Crss = CGD (7)
The values of Ciss, Coss, and Crss are obtained from the datasheet provided by the
manufacturer [4]. It is worth noting that these parasitic capacitances are voltage dependent,
and therefore, the values are extracted when the drain-source voltage is equal to the
DC-link voltage [25]. At 600 V drain-source voltage, the parasitic capacitor values are:
CGD = 6.5 pF, CDS = 73.5 pF, and CGS = 943.5 pF. In summary, the individual values of
the equivalent circuit of a SiC MOSFET are listed in Table 1.
3. Principle of the Proposed TSEP
This section describes how the new TSEP can be applied in the laboratory environment.
Linear AC chirp signals below the resonant frequency point are injected when the MOSFET
is in its off state. At the time when signals are injected, the gate-source voltage VGS is
captured and sampled data of VGS are processed using a windowing function and the fast
Fourier transform (FFT), resulting in the spectrum of the gate-source voltage amplitude
VGS. In this work, the Hamming window function has been selected and the number of
frequency bins N is set to 1024. Since the time dependency of the measurements is relatively
slow, the proposed approach is optimal. However, to improve the prediction performance
when time variability is significant, time-frequency analysis such as Morlet wavelet can be
applied. The authors in [30] proposed a new methodology for computing a time-frequency
map for nonstationary signals using the continuous wavelet transform. The authors in [31]
developed a new technique called least-squares wavelet analysis (LSWA) along with
the toolbox based on MATLAB and Python [32], which can analyze any nonstationary
signal accurately; this is the case in power electronic converters. Future work will be
focused on investigating the LSWA algorithm to enhance the prediction performance in
time-varying scenarios.
Figure 3 shows the principle of the proposed method schematically. The signal trends
(used here for illustration) are in agreement with the experimental data presented in
Sections 4 and 5. Figure 3a clearly demonstrates that VGS is a linear function of the chirp
frequency, f . Additionally, it is evident that VGS is a monotone increasing function of
Tj as it is influenced by RG(int), which is the only temperature dependent parameter in
the gate-source link. Therefore, VGS increases across all frequencies with increasing Tj as
shown in Figure 3a. However, the variation of VGS due to changes in Tj are practically
small and can be reduced by averaging VGS over the sweeping frequencies for each junction
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temperature. This results in an improved estimate of VGS for each Tj. The total gate-source
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of the chirp signal is 600 mV. The signal generator was able to produce an offset of −5 V to
ensure that the MOSFET is off during the injection period and the signal generator was set
sweeping from 7 MHz to 10 MHz, which is below the 29 MHz resonant frequency. The DC
blocking voltage was set to 300 V. The gate-source voltage was captured with the PicoScope
2204A-D2 from Pico Technology.
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frequency spectra. Thermal equilibrium was achieved by allowing sufficient time between
changing the temperature of the heat plate and extracting the spectrum. The heatsink
Energies 2021, 14, 4912 7 of 15
temperature was measured using a thermocouple. All data captured by the PicoScope was
then processed using a Hamming-windowed FFT of 1024 frequency bins.
Figure 5a shows five VGS for five temperatures: 20.5, 46.4, 65.9, 88.5, and 112.9 ◦C. As
shown all VGS magnitudes exhibit similar curve shapes over the sweeping frequencies but
differ slightly from each other. For example, at 9 MHz, VGS is 2.5 mV at 20.5 ◦C but reduces
to 2.4 mV at 112.9 ◦C. Applying Equation (9) across all VGS data produces Figure 5b, which
illustrates various data points showing that VGS,total drops with increasing Tj. The data
points are linearized, and a trend line is estimated in Equation (9) and shown in the dotted
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Figure 5. Applying a chirp frequency between 7 and 10 MHz to a 300 V biased SiC MOSFET.
(a) Gate-source voltage amplitude; (b) total peak gate-source voltage.
To study the influence of the DC-link on the sensitivity of the junction temperature
estimation, the DC biasing voltage has been doubled to 600 V. Figure 6 shows that both
VGS and VGS,total show a similar trend compared to Figure 5; however, VGS has slightly
higher values. For example, at 9 MHz, the value is 2.55 mV at 600 V compared to 2.5 mV
at 300 V. Although, with 22.6 ◦C (600 V) the temperature is slightly higher compared to
20.5 ◦C (300 V). The increase of 0.05 mV does not come from the temperature but comes
from the changes of CGD, CDS, and CGS due to the DC-link voltage increase.
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Table 2. Sensitivity of 𝑉𝐺𝑆,𝑡𝑜𝑡𝑎𝑙  at different DC biasing. 
DC Biasing Voltage 𝑽𝑮𝑺,𝒕𝒐𝒕𝒂𝒍 
50 V −0.3340 mV/°C 
100 V −0.3398 mV/°C 
200 V −0.3381 mV/°C 
300 V −0.3561 mV/°C 
400 V −0.3465 mV/°C 
500 V −0.3235 mV/°C 
600 V −0.3200 mV/°C 
5. Proposed TSEP Applied in a DC/DC Converter 
5.1. Integration of the Chirp Signal with the Gate Driver Circuit  
The previous section demonstrated the proposed TSEP in operation, where the chirp 
signal feeds directly into the gate. This is useful in the laboratory, where SiC MOSFETs 
are not connected into a converter or in the manufacturing line of power devices (e.g., end 
of line testing of SiC MOSFET modules). However, once the SiC MOSFET is integrated 
into a power converter, a chirp signal cannot be directly injected into the gate. This is 
because commercially available MOSFET gate drivers are unable to produce any AC sig-
nals as they are limited to switch between a constant high signal e.g., 20 V and low signal 
e.g., −5 V. Therefore, the conventional gate driver must be modified so that chirp signals 
are superimposed during the negative gate voltage when the device is off. The principal 
circuit to achieve this is shown in Figure 8. In parallel to the external gate resistor, 𝑅𝐺(𝐸𝑥𝑡), 
a high-frequency transformer is attached to connect the chirp generator 𝑉𝑐ℎ𝑖𝑟𝑝 with the 
gate driver circuit. The injected chirp voltage, therefore, applies across 𝑅𝐺(𝐸𝑥𝑡) and the in-
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impedance of the gate driver circuit 𝑍𝐺𝑎𝑡𝑒. Figure 9 compares how 𝑉𝑐ℎ𝑖𝑟𝑝 is applied with 
and without the gate driver circuit. As shown in Figure 9a, which is the case without a 
gate driver (laboratory environment), 𝑉𝑐ℎ𝑖𝑟𝑝 is applied across 𝑅𝐺(𝐸𝑥𝑡) and 𝑍𝐺𝑆, and 𝑉𝐺𝑆 is 
measured across 𝑍𝐺𝑆. Thus, using the voltage divider 𝑉𝐺𝑠 is obtained as: 
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Table 2. Sensitivity of VGS,total at different DC biasing.
DC Biasing Voltage VGS,total
50 V −0.3340 mV/◦C
100 V −0.3398 mV/◦C
200 V −0.3381 mV/◦C
300 V −0.3561 mV/◦C
400 V. −0.3465 mV/◦C
500 V −0.3235 mV/◦C
600 V −0.3200 mV/◦C
5. Proposed TSEP Applied in a DC/DC Converter
5.1. Integration of the Chirp Signal with the Gate Driver Circuit
The previous section demonstrated the proposed TSEP in operation, where the chirp
signal feeds directly into the gate. This is useful in the laboratory, where SiC MOSFETs are
not connected into a converter or in the manufacturing line of power devices (e.g., end of
line testing of SiC MOSFET modules). However, once the SiC MOSFET is integrated into a
power converter, a chirp signal cannot be directly injected into the gate. This is because
commercially available MOSFET gate drivers are unable to produce any AC signals as
they are limited to switch between a constant high signal e.g., 20 V and low signal e.g.,
−5 V. Therefore, the conventional gate driver must be modified so that chirp signals are
superimposed during the negative gate voltage when the device is off. The principal
circuit to achieve this is shown in Figure 8. In parallel to the external gate resistor, RG(Ext),
a high-frequency transformer is attached to connect the chirp generator Vchirp with the
gate driver circuit. The injected chirp voltage, therefore, applies across RG(Ext) and the
in-series connected gate-source input impedance of the SiC MOSFET, ZGS, and the output
impedance of the gate driver circuit ZGate. Figure 9 compares how Vchirp is applied with
and without the gate driver circuit. As shown in Figure 9a, which is the case without a
gate driver (laboratory environment), Vchirp is applied across RG(Ext) and ZGS, and VGS is
measured across ZGS. Thus, using the voltage divider VGs is obtained as:
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ZGate, ZGS, and a 1 V voltage drop from the gate driver. The explanation for the voltage
drop is detailed at the end of this section. VGS can be expressed as:
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Figure 9. Schematic (a) without gate driver; (b) with gate driver. 
In the experiment, the transformer was attached to the gate resistor that forms part 
of the Wolfram/Cree SiC MOSFET second generation (C2MTM) gate driver board. This 
gate driver board is a pull–push voltage gate driver. The high level is set to 20 V and the 
low level is set to −5 V. Both voltages are isolated due to two onboard isolated DC/DC 
converters RP1212D and RP1205S. The pulse width modulated signal (PWM) passes 
through the LED driver ACPL4800300E, which connects with the output gate driver 
IXDN609SI. During the off-state of the SiC MOSFET, the output impedance 𝑍𝐺𝑎𝑡𝑒  of 
IXDN609SI becomes resistive as the MOSFET driver of IXDN609SI is in its on-state to pull 
the gate to −5 V. The datasheet shows that the low state output resistance is 400 mΩ and 
shows low temperature dependency [33]. As the MOSFET driver is in its on-state, an on-
state voltage of approximately 1 V applies. The RF transformer chosen is the Coilcraft RF 
transformer (part number: PWB1010L) with a bandwidth from 0.0035 MHz to 125 MHz. 
The impedance ratio of the primary winding against the secondary winding is 1:1 (750 µH 
primary/750 µH secondary). The attenuation of the transformer between 0.02 MHz to 
30 MHz is approximately 0 dB, (i.e., gain of 1) [34]. According to the data sheet provided 
by the manufacturer, the phase and magnitude imbalances in the same frequency range 
are extremely close to 0 dB [35]. The RF transformer also offers isolation between the 
chirp generator and the gate signal. 
5.2. Online Estimation 
The Cree/Wolfspeed SiC MOSFET and the C2MTM modified Cree gate driver board 
are embedded in the Cree/Wolfspeed 8020-CRD-8FF1217P-1 boost DC/DC converter eval-
uation board [33]. Figure 10 shows the schematic of the boost converter and Figure 11 




























Figure 8. Principal sche atic of applying a chirp signal into a gate driver.
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In the e ri , as at ached to the gate resi tor that forms part of
the Wolfram/Cree SiC MOSFET second generation (C2MT ) gate drive board. This gate
drive board is a pull–push voltage gate drive . The high level is set to 20 V and the low
level is set to −5 V. Both v ltages r isolated due to tw onboard isolated DC/ con-
vert s RP1212D and RP1205S. The pulse width modulate signal (PWM) passes through
the LED driver ACPL4800300E, which connects with the output gate driver IXDN609SI.
During the off-state of the SiC MOSFET, the output impedance ZGate of IXDN609SI be-
comes resistive as the MOSFET driver of IXDN609SI is in its on-state to pull the gate to
−5 V. The datasheet shows that the low state output resistance is 400 mΩ and shows
low temperature dependency [33]. As the MOSFET driver is in its on-state, an on-state
voltage of approximately 1 V applies. The RF transformer chosen is the Coilcraft RF trans-
former (part number: PWB1010L) with a bandwidth from 0.0035 MHz to 125 MHz. The
impedance ratio of the primary winding against the secondary winding is 1:1 (750 µH
primary/750 µH secondary). The attenuation of the transformer between 0.02 MHz to
30 MHz is approximately 0 dB, (i.e., gain of 1) [34]. According to the data sheet provided
by the manufacturer, the phase and magnitude imbalances in the same frequency range
are extremely close to 0 dB [35]. The RF transformer also offers isolation between the chirp
generator and the gate signal.
5.2. Online Estimation
The Cree/Wolfspeed SiC MOSFET and the C2MTM modified Cree gate driver board
are embedded in the Cree/Wolfspeed 8020-CRD-8FF1217P-1 boost DC/DC converter
evaluation board [33]. Figure 10 shows the schematic of the boost converter and Figure 11
shows the experimental setup.
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The overall test bench is presented in Figure 11a. The output of the boost converter 
is connected to a variable resistive load. The PWM signal is generated and controlled by 
using an interface board developed based on the TMS28335 DSP board as shown in Figure 
11b and is sent to the Cree/Wolfspeed gate driver that forms part of the boost converter 
evaluation board. The SiC MOSFET is placed under the evaluation board and on a volt-
age-controlled heat plate (Figure 11c). The MOSFET was isolated from the heat plate with 
a silicon thermal pad. The heat plate has a resolution of 1 °C. The output load of the 
DC/DC converter can be changed between 30 and 300 Ω.  
The DC/DC converter was set to operate at 20 kHz and 80% duty cycle. The ampli-
tude for the AC chirp voltage was increased to 2 V peak-to-peak compared to the previous 
600 mV peak-to-peak voltage used in the laboratory environment. This increase is essen-
tial to compensate for the impedance change. When the IXDN609SI gate driver is in its 
on-state, the chirp signal does not only apply across the 400 mΩ output resistance of the 
output driver but must also overcome the on-state voltage of the output driver, which is 
approximately 1 V as shown in Figure 9b. Figure 12 shows the results for 𝑉𝐺𝑆 at 300 V 
DC-link voltage and Figure 13 shows 𝑉𝐺𝑆,𝑡𝑜𝑡𝑎𝑙 at 300 V. In order to investigate how the 
sensitivity varies with the DC-link voltage, the DC/DC converter was operated at three 
different DC-link voltage levels: 100 V, 200 V, and 300 V. 𝑉𝐺𝑆,𝑡𝑜𝑡𝑎𝑙 for each voltage level is 















The overall test bench is presented in Figure 11a. The output of the boost converter
is connected to a variable resistive load. The PWM signal is generated and controlled
by using an interface board developed based on the TMS28335 DSP board as shown in
Figure 11b and is sent to the Cree/Wolfspeed gate driver that forms part of the boost
converter evaluation board. The SiC MOSFET is placed under the evaluation board and on
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a voltage-controlled heat plate (Figure 11c). The MOSFET was isolated from the heat plate
with a silicon thermal pad. The heat plate has a resolution of 1 ◦C. The output load of the
DC/DC converter can be changed between 30 and 300 Ω.
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Due to the higher injected chirp peak-to-peak voltage of 2 V, 𝑉𝐺𝑆 values are higher 
compared to the 𝑉𝐺𝑆 values during the laboratory experiment, which was conducted at 
600 mV. For example, 𝑉𝐺𝑆 at 9 MHz is 52.5 mV (20.6 °C) (2 V chirp signal) compared to 
the 2.5 mV at 20.5 °C (600 mV chirp signal). The larger 𝑉𝐺𝑆 values have a significant im-
pact on the sensitivity of 𝑉𝐺𝑆,𝑡𝑜𝑡𝑎𝑙. At 300 V, the sensitivity is −10.9375 mV/°C using a 2 
V chirp signal compared to −0.3561 mV/°C  using 600 mV. Thus, chirp signals with 
higher amplitudes provide better sensitivity. However, the amplitude should not be too 
high; otherwise the SiC MOSFET could accidentally turn on. Figure 13 shows that similar 
to the laboratory scenario, ?̂?𝑔𝑠,𝑡𝑜𝑡𝑎𝑙 exhibits a linear trend across the junction temperature 
while it shows a shift in the y-axis direction when the DC bias voltage changes. 
 
Figure 13. 𝑉𝐺𝑆,𝑡𝑜𝑡𝑎𝑙 as a function of 𝑇𝑗 and DC-link voltage in a fully operating DC/DC converter. 
Figure 11. Boost converter test setup: (a) overall test bench; (b) TMS28335 PWM generating board;
(c) test rig inside view.
The DC/DC converter was set to operate at 20 kHz and 80% duty cycle. The amplitude
for the AC chirp voltage was increased to 2 V peak-to-peak compared to the previous
600 mV peak-to-peak voltage used in the laboratory environment. This increase is essential
to compensate for the impedance change. When the IXDN609SI gate driver is in its on-
state, the chirp signal does not only apply across the 400 mΩ output resistance of the
output driver but must also overcome the on-state voltage of the output driver, which is
approximately 1 V as shown in Figure 9b. Figure 12 shows the results for VGS at 300 V
DC-link voltage and Figure 13 shows VGS,total at 300 V. In order to investigate how the
sensitivity varies with the DC-link voltage, the DC/DC converter was operated at three
different DC-link voltage levels: 100 V, 200 V, and 300 V. VGS,total for each voltage level is
also shown in Figure 13.
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Due to the higher injected chirp peak-to-peak voltage of 2 V, VGS values are higher
compared to the VGS values during the laboratory experiment, which was conducted at
600 mV. For example, VGS at 9 MHz is 52.5 mV (20.6 ◦C) (2 V chirp signal) compared to the
2.5 mV at 20.5 ◦C (600 mV chirp signal). The larger VGS values have a significant impact
on the sensitivity of VGS,total . At 300 V, the sensitivity is −10.9375 mV/◦C using a 2 V
chirp signal compared to −0.3561 mV/◦C using 600 mV. Thus, chirp signals with higher
amplitudes provide better sensitivity. However, the amplitude should not be too high;
otherwise the SiC MOSFET could accidentally turn on. Figure 13 shows that similar to the
laboratory scenario, V̂gs,total exhibits a linear trend across the junction temperature while it
shows a shift in the y-axis direction when the DC bias voltage changes.
6. Discussion
Dynamic TSEPs are not suitable for SiC devices due to the fast-switching transients.
As such, only measurements taken during the on/off time can be considered. To reduce the
cost, electric parameters should be measured at the low-voltage side of the SiC MOSFET
as they do not require the isolation barrier between the drain source and the controller.
As presented in the literature, monitoring the variation of RG(int) provides more accurate
temperature estimation. It is not possible to measure the voltage across RG(int); therefore,
the alternative solution is to inject an AC signal operating at the gate-source resonant point.
Because each MOSFET has manufacturing tolerances, the gate driver would need to be
tuned for each MOSFET individually, which is not practical. The proposed method is more
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versatile because it does not require the measurement at the resonant frequency. In order to
determine the junction temperature, the proposed technique requires the measurement of
the DC-link voltage, which can be seen as a disadvantage. On the other hand, measurement
of the DC-link voltage is a standard approach in any power converter system.
On the other side, it is worth noting that a spectrogram analysis yields more helpful
results than a spectrum analysis. Spectrogram analysis provides a spectrum over time, but
spectrum analysis does not provide time-dependent information, for example the relation-
ship between the amplitude of the junction temperature and time, which is not needed
in this study. In this paper, we employed spectrum analysis to develop a low-complexity
solution that can be easily integrated with the gate driver circuit for online, junction tem-
perature estimation. Future research could investigate a low-cost, time-frequency analysis
technique to improve the accuracy of junction temperature estimation.
7. Conclusions
Conventional TSEPs measure voltages and currents within the switch. This works
well for Si MOSFETs but due to noise issues, it is less effective for SiC MOSFETs. For
the SiC MOSFETs, the internal gate resistor is regarded as a good TSEP, although it is
practically difficult to capture. As the internal gate resistor is a component within gate-
source impedance, this paper has proposed injecting chirp signals into the gate during the
off-state of the MOSFET. The chirp signals are below the resonant frequency of the gate-
source impedance. The gate-source frequency response has been sampled and processed
using FFT. To increase the sensitivity, results from the FFT have been averaged over the
chirp frequency spectrum resulting in an improved gate-source voltage amplitude estimate.
As the internal gate resistor is the dominant temperature dependent element compared
to all other parasitic parameters between the gate and source, the gate-source voltage
amplitude estimate changes with the junction temperature of the SiC MOSFET; therefore,
it can be utilized as TSEP. The technique has been implemented in two scenarios: testing
at a stand-alone SiC MOSFET in the laboratory and in a DC/DC converter. In both
cases, the TSEP exhibits good linearity and sensitivity properties. Results shown that the
proposed TSEP is DC-link voltage dependent; thus, it requires monitoring the DC-link
voltage. However, monitoring the DC-link voltage is common practice in power electronics.
The work presented has been applied to a single-chip SiC MOSFET. Future research will
investigate whether the same technique can also be applied to multi-chip SiC MOSFET
power modules.
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Abbreviations
EV Electric Vehicle
DFT Discrete Fourier Transform
FFT Fast Fourier Transform
GaN Gallium Nitride
IR Infrared Thermal Camera
LSWA Least-Squares Wavelet Analysis
MOSFET Metal–Oxide–Semiconductor Field-Effect Transistor
PWM Pulse Width Modulated
Si Silicon
SiC Silicon Carbide
TSEP Temperature Sensitive Electrical Parameter
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